Institut für Mikroelektronik Stuttgart

A complete list of all semiconductor processes available at the IMS
Institut für Mikroelektronik Stuttgart

IMS CHIPS has the following technologies available

- 0.5 µm and 0.8 µm CMOS technology
- MEMS technologies
- Packaging
- 6 inch and 9 inch photo mask line

Using these technologies we manufacture microchips, Microsystems, membranes, replication masters, diffractive optical elements, photo masks as well as specialized components in a 1200 m² class 10 clean-room.

The manufacturing technology is certified according to QC 01002-3 (EN 100114).

The IMS offers the listed individual or processing cycles as well as measurement services in combination with technical consulting for research & development where required or the support of manufacturing lines as a service.

Partnering with our customers we also develop new processes or technologies based on our equipment.
Content
1 Lateral furnace processing ........................................................................................................... 5
  1.1 Oxidation .................................................................................................................................. 5
  1.2 Diffusion ................................................................................................................................... 5
  1.3 POCl₃ coating ............................................................................................................................... 5
2 Layer deposition ............................................................................................................................ 5
  2.1 Silicon oxide deposition .............................................................................................................. 5
  2.2 Silicon nitride deposition: ........................................................................................................... 5
  2.3 Polysilicon deposition: ............................................................................................................... 6
  2.4 Silicon epitaxy ............................................................................................................................ 6
  2.5 Aluminum sputtering .................................................................................................................. 6
  2.6 Titanium sputtering ................................................................................................................... 6
  2.7 Titanium nitride sputtering ........................................................................................................ 6
  2.8 Chromium sputtering .................................................................................................................. 6
  2.9 Metal vaporization ..................................................................................................................... 6
3 Lithography .................................................................................................................................... 7
  3.1 Coating and development of photo resists on wafers ............................................................... 7
  3.2 Coating and development of photo resists on photo masks ..................................................... 7
  3.3 Contact exposure ....................................................................................................................... 7
  3.4 Step and repeat exposure .......................................................................................................... 7
  3.5 Laser direct writing .................................................................................................................... 7
  3.6 E-beam exposure ....................................................................................................................... 7
4 Dry chemical etching of wafers .................................................................................................... 8
  4.1 Silicon oxide etching.................................................................................................................... 8
  4.2 Silicon nitride etching ................................................................................................................ 8
  4.3 Poly silicon etching .................................................................................................................... 8
  4.4 High-rate silicon etching .......................................................................................................... 8
  4.5 Aluminum etching ..................................................................................................................... 8
  4.6 Titanium/titanium nitride etching .............................................................................................. 8
  4.7 Isotropic dry etching .................................................................................................................. 8
5 Dry chemical etching of quartz wafers and photo mask substrates ............................................ 9
6 Chemical mechanical polishing .................................................................................................. 9
7 Wafer marking ............................................................................................................................... 9
8 Characterization of layers and structures on silicon wafers and mask substrates ...................... 9
  8.1 Layer thickness measurement with white light interferometry ............................................... 9
  8.2 Measurement of layer thickness and refraction index with spectral ellipsometry ................... 9
  8.3 Measurement of height profiles ............................................................................................... 9
  8.4 Measurement of precise location .............................................................................................. 10
  8.5 Measurement of structures on wafers and mask substrates with scanning electron microscopy .......................................................................................................................................................................................... 10
  8.6 Characterization of structures on wafers and mask substrates with scanning electron microscopy .......................................................................................................................................................................................... 10
  8.7 Characterization of thin dielectric layers on wafers ................................................................. 10
  8.8 Defect measurement (Light Point Defects, LPD) on wafers ................................................. 10
9 Packaging ..................................................................................................................................... 11
  9.1 Wafer thinning .......................................................................................................................... 11
  9.2 Sawing silicon wafers ............................................................................................................... 11
  9.3 Removing dies from foil ........................................................................................................... 11

Contact
Dr. Martin Zimmermann phone: +49 711 21855-423 email: irmscher@ims-chips.de
Dr. Jörg Butschke phone: +49 711 21855-453 email: butschke@ims-chips.de

© 2021 IMS CHIPS
<table>
<thead>
<tr>
<th></th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>9.4</td>
<td>Die bonding</td>
<td>11</td>
</tr>
<tr>
<td>9.5</td>
<td>Wire bonding</td>
<td>11</td>
</tr>
<tr>
<td>9.6</td>
<td>Testing of the wire/bonding and soldering connections</td>
<td>11</td>
</tr>
<tr>
<td>9.7</td>
<td>Baking oven</td>
<td>11</td>
</tr>
<tr>
<td>9.8</td>
<td>Package seal</td>
<td>12</td>
</tr>
<tr>
<td>9.9</td>
<td>Packaging or solder cleaning</td>
<td>12</td>
</tr>
<tr>
<td>9.10</td>
<td>Testing the impermeability of the packages</td>
<td>12</td>
</tr>
<tr>
<td>9.11</td>
<td>Package printing</td>
<td>12</td>
</tr>
</tbody>
</table>
1 Lateral furnace processing

1.1 Oxidation

Manufacture of oxide layers with thicknesses between 7 nm and 3 µm on 100 mm, 150 mm and 200 mm silicon wafers; oxidation is carried out in a horizontal Centrotherm E1550 furnace.

1.2 Diffusion

Annealing of implantation damage and activation of dopands in 100 mm, 150 mm and 200 mm silicon wafers in a nitrogen or in an oxidizing atmosphere; diffusion is carried out in a horizontal Centrotherm E1550 furnace.

1.3 POCl₃ coating

Phosphor doping of mono-crystalline and polycrystalline silicon by creating a phosphor glass on 100 mm, 150 mm and 200 mm silicon wafers, configuration is carried out in a horizontal Centrotherm E1550 furnace.

2 Layer deposition

2.1 Silicon oxide deposition

PECVD (Plasma Enhanced Chemical Vapour Deposition): Deposition of silicon oxide layers (silane-based) with thicknesses between 300 nm and 2 µm on 150 mm silicon wafers; deposition is carried out in an Applied Materials Centura (DxZ-Chamber).

TEOS LPCVD (Low Pressure Chemical Vapour Deposition): Deposition of silicon oxide layers with thicknesses between 50 nm and 500 nm on 150 mm and 200 mm silicon wafers; deposition is carried out in a horizontal Centrotherm E1550 furnace.

TEOS PECVD (Plasma Enhanced Chemical Vapour Deposition): Deposition of silicon oxide layers with thicknesses between 50 nm and 5 µm on 150 mm silicon wafers; deposition is carried out in an Applied Materials Centura (DxZ-Chamber).

SACVD (Sub Atmospheric Chemical Vapour Deposition): Deposition of undoped and doped silicon oxide layers (USG, BSG, PSG, BPSG) with thicknesses between 50 nm and 1.5 µm on 150 mm silicon wafers; deposition is carried out in an Applied Materials Centura (CxZ-Chamber).

2.2 Silicon nitride deposition:

LPCVD (Low Pressure Chemical Vapour Deposition): Deposition of silicon nitride layers with thicknesses between 50 nm and 500 nm on 150 mm and 200 mm silicon wafers; deposition is carried out in a horizontal Centrotherm E1550 furnace.

PECVD (Plasma Enhanced Chemical Vapour Deposition): Deposition of silicon oxide layers with thicknesses between 300 nm and 2 µm on 150 mm silicon wafers; deposition is carried out in an Applied Materials Centura (Dxz-Chamber).
2.3 Polysilicon deposition:
LPCVD (Low Pressure Chemical Vapour Deposition): Deposition of undoped polysilicon layers with thicknesses between 70 nm and 1000 nm on 150 mm and 200 mm silicon wafers; deposition is carried out in a horizontal Centrotherm E1550 furnace.

2.4 Silicon epitaxy
Deposition of phosphor or boron doped or undoped mono-crystalline silicon layers with thicknesses between 200 nm and 20 µm on 150 mm silicon wafers; deposition is carried out in an Applied Materials Epi-Centura.

2.5 Aluminum sputtering
Sputtering (Physical Vapour Deposition, PVD) on AlSiCu layers with thicknesses between 100 nm and 4 µm on 150 mm wafers; deposition is carried out in an Applied Materials Endura; layer composition = AlSi(1%)Cu(0,5%).

Sputtering (Physical Vapour Deposition, PVD) of super-pure aluminum layers with thicknesses between 50 nm and 2 nm on 100 mm, 150 mm and 200 mm as well as samples in various sizes up to a 200 mm diameter; deposition is carried out in a Leybold Z590.

2.6 Titanium sputtering
Sputtering (Physical Vapour Deposition, PVD) of titanium layers with thicknesses between 15 nm and 100 µm on 150 mm wafers; deposition is carried out in an Applied Materials Endura.

Sputtering (Physical Vapour Deposition, PVD) of titanium layers with thicknesses between 20 nm and 200 nm on 100 mm, 150 mm and 200 mm as well as samples in various sizes up to a 200 mm diameter; deposition is carried out in a Leybold Z590.

2.7 Titanium nitride sputtering
Reactive sputtering (Physical Vapour Deposition, PVD) of titanium nitride layers with thicknesses between 25 nm and 100 nm on 150 mm wafers; deposition is carried out in an Applied Materials Endura.

2.8 Chromium sputtering
Sputtering (Physical Vapour Deposition, PVD) of chromium layers with thicknesses between 20 nm and 200 nm on 100 mm, 150 mm and 200 mm as well as samples in various sizes up to a 200 mm diameter; deposition is carried out in a Leybold Z590.

2.9 Metal vaporization
Vaporization of aluminum/molybdenum/nickel and titanium layers with thicknesses of 5 nm up to 1 µm on 150 mm and 200mm wafers. Deposition is carried out with a type Leybold UNIVEX 900 vaporization equipment by the Leybold company.
Vaporization of chromium, nickel, aluminum and gold layers with thicknesses of 10 nm up to 1 µm on 100 mm, 150 mm and 200 mm wafers. Deposition is carried out with a type Leybold 500 vaporization equipment by the Leybold company.

Contact
Dr. Martin Zimmermann phone: +49 711 21855-423 email: irmscher@ims-chips.de
Dr. Jörg Butschke phone: +49 711 21855-453 email: butschke@ims-chips.de
3 Lithography

3.1 Coating and development of photo resists on wafers
Coating and spray coating, development with alcaline-aqueous and solvent media on 150 mm, 200 mm and 300 mm wafers; processing is carried out with a Süss MicroTech Gamma or a HamaTech ModuTrack.

3.2 Coating and development of photo resists on photo masks
Coating and development with alcaline-aqueous and solvent media on 6 inch and 9 inch mask substrates; processing is carried out with a HamaTech ASR5000, ASP5000, EVG101 and a SüssMicroTech Delta.

3.3 Contact exposure
Contact exposure and proximity exposure of photo-sensitive layers on 150 mm wafers and 6” mask substrates with a minimal lateral resolution in the sub µm range; exposure is carried out with a EVG 6200NT contact exposer.

3.4 Step and repeat exposure
Exposure of photo-sensitive layers using the step and repeat process on 150 mm wafers with a minimal lateral resolution of 350 nm; exposure is carried out with a Canon FPA 3000 i5+ Stepper.

3.5 Laser direct writing
Exposure of photo coating with a laser direct writer (VPG400 made by Heidelberg Instruments) with a minimal resolution of 0.7 µm on variable substrate sizes with an edge length of 400 mm and a maximum thickness of 9 mm. Automatic handling of 150 mm wafers and 6“ mask substrates.

3.6 E-beam exposure
Exposure of photo coating with a Variable Shaped Beam writer on 150 mm or 300 mm wafers as well as right-angled 6 inch or 9 inch quartz substrates (6025 or 9035 masking blanks) with a minimal resolution of 50 nm grid structures; exposure is carried out with a throughput efficient Vistec VSB SB352HR writer.
4 Dry chemical etching of wafers

4.1 Silicon oxide etching
Anisotropic dry etching of silicon oxide layers with thicknesses of up to 5 µm on 150 mm wafers with Reactive Ion Etching (RIE) processes; etching is carried out in an Applied Materials Etch-Centura with an eMxP+ chamber.

4.2 Silicon nitride etching
Anisotropic dry etching of silicon nitride layers with thicknesses of up to 3 µm on 150 mm wafers with Reactive Ion Etching (RIE) processes; etching is carried out in an Applied Materials Etch-Centura with an eMxP+ chamber.

4.3 Poly silicon etching
Anisotropic dry etching of mono and poly silicon layers with thicknesses of up to 2 µm on 150 mm wafers with Reactive Ion Etching (RIE) processes; etching is carried out in an Applied Materials Etch-Centura with an eMxP+ chamber combining a high degree of selectivity to silicon oxide stop layers.

4.4 High-rate silicon etching
High-rate dry etching of silicon on 150 mm and 200 mm wafers with the Bosch process (Deep Reactive Ion Etching, DRIE), structural sizes possible from sub 100 nm structures to several 100 µm, feasible aspect ratios of 50:1; etching is carried out in a STS Pegasus.

4.5 Aluminum etching
Anisotropic dry etching of aluminum layers with thicknesses of up to 5 µm on 150 mm wafers with Reactive Ion Etching (RIE) processes; etching is carried out in a LAM Rainbow.

4.6 Titanium/titanium nitride etching
Anisotropic dry etching of titanium and titanium nitride layers with thicknesses of up to 200 nm on 150 mm wafers with Reactive Ion Etching (RIE) processes; etching is carried out in a LAM Rainbow.

4.7 Isotropic dry etching
Isotropic etching of buried dielectric layers and dielectric mask layers on 150 mm and 200 mm silicon wafers with nearly endlessly high selectivity to all common CMOS metals; etching is carried out in a Primaxx HF etcher.
Isotropic etching of poly silicon, silicon oxide and silicon nitride on 150 mm silicon wafers with high selectivity to all common CMOS metals; etching is carried out in a Matrix 303 etching equipment.
5 Dry chemical etching of quartz wafers and photo mask substrates

Anisotropic dry etching of Cr or TaN/TaBN layers with thicknesses of up to 300 nm on 150 mm quartz substrates or 6 inch and 9 inch photo mask substrates with a Cl₂-O₂ chemistry; etching is carried out in a PlasmaTherm ICP etcher.

Anisotropic dry etching of quartz or MoSi layers on 150 mm quartz substrates or 6 inch and 9 inch photo mask substrates with fluorine processing; etching is carried out in a PlasmaTherm ICP etcher.

6 Chemical mechanical polishing

Planarization and thinning of various silicon oxides (BPSG, TEOS, DryOx, WetOx) on 150 mm wafers (upgrade to 200 mm wafer possible), leveling depending on the structural size and density; planarization is carried out in a Speedfam IPEC 472 CMP.

Planarization and thinning of silicon and poly silicon on 100 mm and 150 mm wafers, leveling depending on structural size and density; planarization is carried out in an Alpsitec Mecapol 460 CMP.

7 Wafer marking

Fully automatic and particle-free marking of 150 mm und 200 mm wafers, free selection of font and location possible; marking is carried out with a fully automatic Innolas 2000DPS laser marker.

8 Characterization of layers and structures on silicon wafers and mask substrates

8.1 Layer thickness measurement with white light interferometry

Measurement of thin layers made of silicon oxide, silicon nitride, poly silicon and photo resist on 150 mm silicon wafers with layer thicknesses of 50 nm up to several hundred micrometers; measurement is carried out with Promicron Nanocalc.

8.2 Measurement of layer thickness and refraction index with spectral ellipsometry

Measurement of thin metallic layers or thin layers made of silicon oxide, silicon nitride, poly silicon or photo resists on 150 mm silicon wafers with thicknesses of a few nanometers up to several micrometers; measurements are carried out with a Sentech Senduro Spectroscopic Ellipsometer.

8.3 Measurement of height profiles

Measurement of wafer bend and the height differential on 100 mm, 150 mm and 200 mm wafers as well as on various sized samples up to a 200 mm diameter with a tactile profilometer with a vertical resolution of 1 nm and a horizontal resolution of < 5µm; measurement is carried out with a Veeco Dektak 8.
8.4 Measurement of precise location

Measurement of precise location on wafers with a maximum of 300 mm diameter and on mask substrates of up to 230 mm edge length with a reproduction capability of 3 nm (3sigma). The measurement is carried out with a KLA-Tencor LMS IPRO II.

8.5 Measurement of structures on wafers and mask substrates with scanning electron microscopy

Fully-automatic measurement of structure widths between 50 nm and 10 µm with a precision of at least 1 % on 150 mm wafers. Resists and etching structures can be measured, measurement is carried out with a CD-SEM Hitachi S8820-S.

Fully-automatic measurement of structure widths between 20 nm and 5 µm with a precision of at least 1 % on 6 inch mask substrates. Resists and etching structures can be measured, measurement is carried out with a CD-SEM Advantest LWM9000.

8.6 Characterization of structures on wafers and mask substrates with scanning electron microscopy

Field emission scanning electron microscope (FE-SEM) Zeiss LEO-1560 for the display of samples with a resolution of up to 2 nm depending on measurement conditions and sample, large sample chamber for wafers with a diameter of up to 150 mm.

Field emission scanning electron microscope (FE-SEM) Zeiss Ultra 60 for the display of samples with a resolution of up to 2 nm depending on measurement conditions and sample, large sample chamber for wafers with a diameter of up to 150 mm with additional detectors, such as EsB, AsB and an energy-dispersive x-ray detector (EDX) Bruker XFlash 4010 for testing of their chemical compilation.

8.7 Characterization of thin dielectric layers on wafers

Measurement of the minority charge carrier life cycle using μ-PCD technology on passivated silicon wafers with a size up to 200 mm to characterize the wafers and the barrier in terms of contamination and defects. Advanced characterization of thin dielectrics as well as their barrier using V-Q measurement technology (flat band stress \( V_{fb} \), density interface traps \( Dit \), tunnel field stress \( E_{tunnel} \), electrical oxide thickness \( T_{ox} \), mobile charging \( Q_m \)).

Measurements are carried out contact-free on unstructured wafers using the WT2000 made by the Semilab company.

8.8 Defect measurement (Light Point Defects, LPD) on wafers

Measurement of diffusing defects (Light Point Defects, LPD) with a size of > 0.1 µm on 150 mm Si wafers. Measurements are carried out contact-free on unstructured wafers using the WM-7 made by the Topcon company.
9 Packaging

9.1 Wafer thinning

Thinning of 4, 6 and 8 inch silicon wafers on thicknesses of 1000 µm up to 200 µm (+5µm). It is also possible to thin wafer pieces and individual chips. In addition, thin chips with a thickness up to 20 µm can be manufactured. Also, using the Taiko process the equipment is able to create a membrane thickness of 50 µm. Deposition is carried out with a type DAG 810 equipment by the Disco company.

9.2 Sawing silicon wafers

Sawing silicon wafers for a size up to 200 mm, sawing is carried out with a type 641 wafer saw of the Disco company.

Reduction of wafer size, such as 200 mm down to 150 mm (up to 3 inches). These size-reduced wafers can be continued to be processed in semiconductor equipment without a problem. Sawing is carried out with a type 641 wafer saw by the Disco company.

9.3 Removing dies from foil

Automated picking of dies off foil and sorting them in waffle packs with the help of automated image recognition, picking is carried out by a FAB¹ die bonder of the Amadyne company.

9.4 Die bonding

The bonding of the dies is ordinarily carried out using a time/pressure dispenser. There is a possibility, however, to set glue using tiny glue points with a Liquidyn-Jet system. Standard ceramics packages, plates and foil are available. Bonding is carried out with the FAB¹ die bonder made by the Amadyne company.

9.5 Wire bonding

Wire bonding with AlSi (1%) wire at a 25 µm diameter, bonding is carried out with a type G5/6400 thin wire wedge bonder made by the F & K Delvotec company. Wire bonding with gold wire at a 25 µm diameter, bonding is carried out with a type 6200 gold ball bonder made by the F & K Delvotec company.

9.6 Testing of the wire/bonding and soldering connections

Testing of the wire connection tensile strength (wire pull test) using a Pull-testers Dage Series 4000 with a calibrated 200 g measurement load cell. Testing of the die shear force (the shear test) and/or the lid shear force (lid shear test) using the Pull-testers Dage Series 4000 with a calibrated 10 kg measurement load cell.

9.7 Baking oven

Baking of the glue after die-bonding under protective gas (N₂) up to 300 °C, baking is carried out in UNE400 oven made by the Memmert company. Dehumidifying of the packages prior to sealing using inert gas (N₂) and vacuum, dehumidifying is carried out with a VO 200 vacuum oven made by the Memmert company. (Minimal pressure: 10 m torr and maximum temperature: 200 °C).

Contact

Dr. Martin Zimmermann phone: +49 711 21855-423 email: irmscher@ims-chips.de
Dr. Jörg Butschke phone: +49 711 21855-453 email: butschke@ims-chips.de

© 2021 IMS CHIPS
9.8 Package seal
Solder seal in pure hydrogen atmosphere as well as all possible N₂/H₂ ratios under vacuum with up to 400 °C (relevant hordes are included). Sealing is carried out in a VL20 vacuum oven made by the Centrotherm company.

9.9 Packaging or solder cleaning
Activation of surfaces (solders) with a microwave plasma with an Ar/H₂ mix (60/40) will result in better solder connections. Activation is carried out in a VL20 vacuum oven made by the Centrotherm company.

9.10 Testing the impermeability of the packages
Testing for coarse and fine leakages using a bubble tester and a helium leakage tester.

9.11 Package printing
Printing on packages using a type PAD tampon printer made by the Massek company. The stereotypes are manufactured at the IMS.
Institut für Mikroelektronik Stuttgart
Foundation under civil law

IMS CHIPS

Allmandring 30a
70569 Stuttgart

Phone +49 711 21855-0
Fax +49 711 21855-111
Email info@ims-chips.de

http://www.ims-chips.de